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Abstract
We study the synthesis of test cases for symbolic real-time systems. By symbolic, we mean that
the speciﬁcation of the implementation under test (IUT) contains variables and parameters. And
by real-time, we mean that the speciﬁcation of the IUT contains timing constraints. Our method
combines and generalizes two test methods presented in previous work, namely : 1) a method for
synthesizing test cases for (non-symbolic) real-time systems, and 2) a method for synthesizing test
cases for (non-real-time) symbolic systems.
Keywords: Test cases synthesis, real-time test, symbolic test, timed input output symbolic
automata, test architecture.
1 Introduction
Conformance testing (or more brieﬂy, testing) aims at checking whether an
implementation under test (IUT) conforms to a formal speciﬁcation of the
desired behavior of the IUT. Test activity consists of: synthesizing (or gen-
erating) test cases from the speciﬁcation, and executing them on the IUT.
We study the synthesis phase, but we also propose a test architecture for the
execution phase. Among existing work on testing, we are interested by the
following two complementary works:
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Test of real-time systems (or real-time test): the speciﬁcation of the IUT
contains order as well as timing constraints of the interactions between
the IUT and its environment. Several real-time test methods have been
developed in the last years [7,24,4,21,9,20,5,6,16,19].
Test of symbolic systems (or symbolic test): the speciﬁcation of the IUT
contains variables and parameters. A few symbolic test methods have been
developed [23,22,8]. These methods aim at avoiding the generation of test
cases where all variables are instantiated. Note that symbolic techniques
have also been developed in other areas than testing, e.g., model-checking [3]
and diagnosis [26].
We propose a test synthesis method which combines, and thus extends, real-
time testing and symbolic testing. We are motivated by the desire to syn-
thesize test cases for real-time systems that do not require instantiation of
variables (i.e., do not necessitate enumeration of their possible values). We
ﬁrst deﬁne the model of timed input output symbolic automata (Tiosa), that
adds time to the IOSTS model of [23] and is used to model the speciﬁcation
of the IUT. We use a two-step approach:
Step 1: we express the test problem into a non-real-time form, by using a
transformation of a Tiosa into an automaton called Set-Exp-IOSA (SEiosa).
SetExp denotes such a transformation, and SetExp(A) denotes the SEiosa
obtained by transformation of a Tiosa A. SetExp basically adds to the struc-
ture of a Tiosa two additional types of actions: Set and Exp that model the
setting and expiring of clocks, respectively.
Step 1: we adapt the non-real-time symbolic test method of [23].
As we will see, an advantage of our method is its simplicity because the
main treatment of the real-time aspect is concentrated into one step.
The remainder of the paper is structured as follows. Sect. 2 describes the
Tiosa model used to describe the speciﬁcation of the IUT. In Sect. 3, we deﬁne
formally the test problem to be solved. Sect. 4 introduces the SEiosa model
and the transformation “SetExp : Tiosa → SEiosa”. In Sect. 5, we propose a
test architecture and present a theorem related to SetExp. Sect. 6 presents
a method based on SetExp that solves the test problem. And in Sect. 7, we
conclude the paper.
2 Timed IOSA (Tiosa)
In this section, we present timed input output symbolic automata (Tiosa) used
to describe the IUT and its speciﬁcation. Tiosa is a combination of timed
automata of [16] and input output symbolic transition systems (IOSTS) of [23].
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2.1 Clocks and related concepts
A clock ci is a real variable whose value can be reset (to 0) with the occur-
rence of an action and such that, between two resets, its derivative (w.r.t.
time) is equal to 1. Let H = {c1, · · · , cNc} be a set of clocks.
A Clock Guard (CG) is a conjunction of formula(s) in the form “ci ∼ k”,
where ci ∈ H, ∼∈ {<,>,≤,≥,=}, and k is a nonnegative integer. A CG
can be the constant True (empty conjunction). Let ΦH be the set of CGs
using clocks of H.
A clock reset is a subset of H, and 2H denotes the set of clock resets.
2.2 Data and related concepts
A variable is a data whose value can be set with the occurrence of an action.
Let V be a set of variables.
A constant is a data whose value is set once at initial time. Let C be a set
of constants.
A (communication) parameter is a data which is transmitted as a param-
eter of an action. Let P be a set of parameters.
A Data Guard (DG) is a boolean expression using data of D = V ∪C ∪P.
Let ΓD denote the set of data guards (we consider that True ∈ ΓD).
A Variable Assignment (VA) is a set of assignments v := E, where v ∈ V
and E is an expression depending on D. Let ΛD be the set of VAs.
The domain of deﬁnition of every x ∈ D is noted Type(x ).
2.3 Syntax of Tiosa
A Tiosa is deﬁned by (L, l0,H,D, I,Σ, T ), where: L is a ﬁnite set of locations,
l0 is the initial location, H is a ﬁnite set of clocks, D = V ∪C ∪P is a ﬁnite set
of data, I is a boolean expression depending of V ∪ C called initial condition,
Σ is a ﬁnite set of actions, and T is a transition relation. To each a ∈ Σ
is associated a tuple (p1, · · · , pk) of parameters (possibly empty) denoted θa .
Signature of a is denoted Sig(a) and deﬁned as follows:
Sig(a) =
⎧⎨
⎩
〈Type(p1 ) · · ·Type(pk)〉 if a is an input or output
empty tuple if a is an internal action
There are three kinds of actions: the reception of an input i containing the
tuple θi , written ?i(θi ); the sending of an output o containing the tuple θo ,
written !o(θo); and the occurrence of an internal action a, written a. θi and
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θo are omitted when empty. Receptions of inputs and sending of outputs
are observable actions, and occurrences of internal actions are unobservable
actions. A transition of Tiosa is deﬁned by Tr = 〈q; r; σ; θσ;CG ;Zσ;DG ;VA〉,
where: q and r are origin and destination locations; σ is an action in the form
?i, !o or a; θσ is the (possibly empty) tuple of parameters associated to σ;
CG and Zσ are a clock guard and a clock reset; and DG and VA are a data
guard and a variable assignment deﬁned in V ∪ C ∪ θσ.
3
The index σ in Zσ means that the clock reset of a transition depends only
on its action. This restriction guarantees determinizability of Tiosa [16].
Fig. 1 illustrates the deﬁnition of Tiosa through an example. Locations
are represented by nodes, and a transition Tr = 〈q; r; σ; θσ;CG ;Zσ;DG ;VA〉
is represented by an arrow linking q to r and labeled in 3 lines by: σ(θσ),
(CG ;Zσ) and (DG ;VA). The CG and DG True and the absence of Zσ or VA
are indicated by “-”. Σ = {φ, α, β, ρ},H = {c1}, V = {x}, C = {p}, P = {m},
and x, p,m are integers. φ cannot be an internal action because it contains
parameter m, and the other actions can be of any type.
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Fig. 1. Example of Tiosa
2.4 Semantics of Tiosa
At time τ0 = 0, the Tiosa A = (L, l0,H,D, I,Σ, T ) is at location l0 with
all clocks equal to 0, and variables and constants taking values such that
I evaluates to True. A transition Tr =〈q; r; σ; θσ;CG;Zσ;DG;VA〉 of A is
enabled when q is the current location and both CG and DG evaluate to
True; otherwise, Tr is disabled . From this location q, the action σ (containing
parameters of θσ) can be executed only when Tr is enabled
4 ; and after the
execution of σ: location r is reached, the clocks in Zσ (if any) are reset, and
the assignments in VA (if any) are applied.
3 Note that DG and VA of a transition Tr = 〈q; r;σ; θσ ;CG ;Zσ;DG;VA〉 are deﬁned in
V ∪ C ∪ θσ and not in the whole D = V ∪ C ∪ P
4 But when Tr is enabled, σ is not necessarily executed.
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For the example of Fig. 1, let δu,v be the delay between actions u and v:
• The Tiosa is initially in location l0. At the occurrence of φ(m), location l1
is reached and variable x is assigned with the value of m.
• From l1, the Tiosa reaches l2 at the occurrence of α.
• From l2, the Tiosa reaches l3 or l4 at the occurrence of β. l3 is reached only
if δα,β < 3 and x ≥ p, and l4 is reached only if δα,β > 2 and x ≤ p.
We see that there is a nondeterminism when 2 < δα,β < 3 and x = p.
x is incremented when l4 is reached.
• From l3, the Tiosa executes nothing.
• From l4, the Tiosa reaches l1 at the occurrence of ρ. We have δα,ρ > 3.
The semantics of a Tiosa A can also be deﬁned by the set of timed traces
accepted by A. Here are a few necessary deﬁnitions:
A timed action is a pair (e, τ) where e is an action and τ is the instant of
time when e occurs. When e is an input (resp. output, internal) action,
then (e, τ) is called timed input (resp. timed output , timed internal) action.
A timed sequence is a (ﬁnite or inﬁnite) sequence of timed actions
“(e1, τ1) · · · (ei, τi) · · ·”, where 0 < τ1 < · · · < τi < · · ·.
A timed trace is obtained from a timed sequence by removing all its timed
internal actions.
Acceptance of a timed sequence λt = (e1, τ1)(e2, τ2) · · ·, for e1, e2, · · · ∈
Σ. Let n be the length of λt (n can be inﬁnite), and λt i = (e1, τ1) · · · (ei, τi)
be the preﬁx of λt of length i, for 0 ≤ i ≤ n (i is ﬁnite). λt is accepted by A iﬀ
λt is the empty sequence λt0 or A has a sequence of length n of consecutive
transitions Tr1Tr2 · · · starting at l0 and such that ∀i = 1, 2, · · · , n: the
action of Tri is ei and, after the execution of λ
t
i−1, Tri is enabled at time
τi. Intuitively, λ
t corresponds to an execution of A.
Acceptance of a timed trace : Let µt = (e1, τ1)(e2, τ2) · · · be a timed trace.
µt is accepted by A iﬀ µt is obtained by removing all the timed internal
actions of a timed sequence accepted by A. Intuitively, µt corresponds to
the observation of an execution of A.
Deﬁnition 2.1 The Timed observable language of a Tiosa A (TOL
Tiosa
A ) is the
set of timed traces accepted by A. That is, TOLTiosaA models the observable
behavior of A.
The class of Tiosa that we will consider satisﬁes the following hypothesis:
Hypothesis 2.1 Inﬁnite timed sequences accepted by a Tiosa A are non-zeno,
i.e., an inﬁnite number of actions cannot be executed into a ﬁnite time interval.
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Remark 2.2 Unlike [1], with our model consecutive actions cannot occur at
the same time. Actually this is not a restriction, because we consider that if
an action e is followed an action f , then e and f are not simultaneous.
3 Test problem to be solved
In order to deﬁne rigorously the test problem to be solved, it is necessary to
deﬁne formally a conformance relation between Tiosa and the notion of test
purpose. A test hypothesis is also necessary.
3.1 Conformance relation between Tiosa, and some related lemmas
In the following: I and S denote two Tiosas over the same alphabet Σ, and o
is an output action of Σ. We deﬁne the following conformance relation:
Deﬁnition 3.1 I confTiosa S means, ∀λ ∈ TOL
Tiosa
S :
(λ·(o, τ) ∈ TOLTiosaI ) ⇒ (λ·(o, τ) ∈ TOL
Tiosa
S ).
If the IUT is modeled by I , “I confTiosa S” means that after an execution
of the IUT accepted by S , the IUT can generate an output o at time τ only
if S accepts o at time τ .
In order to give a simpler deﬁnition of confTiosa , let us ﬁrst deﬁne the input-
completion of Tiosa. Let Σ? be the set of inputs of the alphabet Σ, and Univ
be a “universal” Tiosa accepting all the timed traces over Σ. That is, TOL
Tiosa
Univ
contains every timed trace over Σ. The following deﬁnition is inspired from
[11,12].
Deﬁnition 3.2 The input-completion of a Tiosa A = (L, l0,H,D, I,Σ, T ) is
a Tiosa InpComp(A) that contains all the timed traces of A, as well as all the
timed traces that diverge from the timed traces of A by executing inputs not
accepted by A. Formally, InpComp(A) is a Tiosa such that:
TOLTiosa
InpComp(A) = TOL
Tiosa
A ∪ (
⋃
w∈TOL
Tiosa
A
,a∈Σ?,w·a∈TOL
Tiosa
A
,x∈TOL
Tiosa
Univ
w·a·x).
A is said input-complete iﬀ A = InpComp(A). Intuitively, an input-complete
Tiosa accepts every input at any time.
Lemma 3.3 (I confTiosa S ) ⇔ (I confTiosa InpComp(S )).
Lemma 3.3 implies that we can replace a Tiosa S by its input-completion
before checking whether a Tiosa I conforms to it, w.r.t. confTiosa . However,
Def. 3.2 is not constructive and we do not know how to compute InpComp(S ))
from a Tiosa S in the general case. Hence, we will use the following hypothesis:
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Hypothesis 3.1 In “I confTiosa S”, we assume S input-complete.
Note that Lemma 3.3 and Hyp. 3.1 are inspired from their non-real-time
and non-symbolic (i.e., without clocks and data) version in [11].
Lemma 3.4 With Hypothesis 3.1: I confTiosa S ⇔ TOL
Tiosa
I ⊆ TOL
Tiosa
S .
Lemma 3.4 means that with Hypothesis 3.1, confTiosa is simpliﬁed into an
inclusion of timed observable languages of Tiosa.
3.2 Test purpose, and test hypothesis
In order to deﬁne test purpose, let us ﬁrst deﬁne the notions of completion
and trap:
Deﬁnition 3.5 A Tiosa A = (L, l0,H,D, I,Σ, T ) is said to be complete iﬀ :
∀l ∈ L and ∀e ∈ Σ, e is enabled in l for every possible clock value and data
value. Intuitively, a complete Tiosa accepts every (input, output or internal)
action at any time.
Deﬁnition 3.6 A trap location q is a location in which, for each event σ ∈ Σ,
there is a selﬂoop transition Tr = 〈q; q; σ; θσ;True; ∅;True; ∅〉. That is, when
a trap is reached then it is never left and every action is executable from it at
any time
Deﬁnition 3.7 A test purpose is a Tiosa TP used to select the behaviors to
be tested. By analogy with [10,23,16], TP is complete, deterministic, and
equipped with two sets of trap locations A and R (for Accept and Refuse).
Timed Sequences to be considered in testing activity are those terminating in
and not traversing a location A, while timed sequences to be ignored are those
traversing or terminating in a location R.
A test purpose is used to select a part of the speciﬁcation (and thus, to
ignore the remaining part) before applying a test generation method.
The following test hypothesis is inspired from [25]:
Hypothesis 3.2 IUT can be described by a (possibly unknown) input-complete
Tiosa IUT .
3.3 Formalization of the test problem
Given two Tiosas Spec and TP over the same alphabet, describing the spec-
iﬁcation and the test purpose, respectively, the objective is to synthesize
an automaton CTG (Complete Test Graph), from which test cases can be
extracted and executed in order to determine whether: IUT confTiosa Spec.
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We assume Spec input-complete (see Hyp. 3.1). CTG is an interesting au-
tomaton because it contains all test cases of Spec corresponding to TP .
The test system takes into account TP by ignoring every execution λ of
the IUT accepted by Spec (i.e., λ ∈ TOLTiosaIUT ∩ TOL
Tiosa
SpecTP) and such that: a
location R of TP may be reached by λ, or no location A of TP is reachable
after λ by Spec.
4 Transformation of Tiosa into SEiosa
A transformation, called SetExp, is presented in [18] and applied in
[13,16,17,14,15]. SetExp basically transforms a timed automaton (TA) into
a ﬁnite state automaton by adding to the structure of the TA two additional
types of actions: Set and Exp, that capture the temporal aspect of the TA.
In the present article, we apply SetExp to Tiosa instead of TA. When apply-
ing SetExp to Tiosa, the semantics of data and their DG and VA is ignored,
that is, they are processed just like action labels. The latter is taken into ac-
count when using (interpreting, processing, . . . ) the automaton called SEiosa
that results from SetExp. Our test problem will be solved in Sect. 6 by using
SetExp.
In this Section, we present the SEiosa model and illustrate SetExp by an ex-
ample (a detailed description of SetExp can be found in [18]). Let A be a Tiosa
over an alphabet Σ and SetExp(A) be the SEiosa obtained by transformation.
4.1 Actions Set and Exp
Set(ci , k) means: clock ci is reset (to 0) and will expire when its value is
equal to k. More generally, Set(ci , k1 , k2 , · · · , kp) means that ci is reset and
will expire several times, when its value is equal to k1, k2, · · · , kp, resp. We
assume without loss of generality that k1 < k2 < · · · < kp.
Exp(ci , k) means: clock ci expires and its current value is k.
Therefore, Set(ci , k) is followed (after a delay k) by Exp(ci , k), and
Set(ci , k1 , k2 , · · · , kp) is followed (after delays k1, · · · , kp) by Exp(ci , k1 ),
Exp(ci , k2 ), · · · ,Exp(ci , kp). When a Set(ci ,m) occurs, then all Exp(ci , ∗)
which were expected before this Set(ci ,m) are canceled.
4.2 Basic principle of SetExp
In a Tiosa A, a clock c is reset with the objective to compare later its value to
(at least) one constant, say k. The action Set(c, k) is very convenient for that
purpose, because it resets c and programs Exp(c, k) which is a notiﬁcation
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when c = k. The principle of SetExp when applied to a Tiosa A is:
(i) To replace each clock reset in A by the appropriate Set action; and then
(ii) To construct a ﬁnite state automaton, denoted SetExp(A), that accepts
sequences containing actions of A and Set actions obtained in (1) and
the corresponding Exp actions, and such that the order of actions in each
accepted sequence respects order and timing constraints of A.
In order to give a trivial example that illustrates SetExp, let us consider
the following two speciﬁcations. Speciﬁcation 1: a task must be realized in
less than two units of time. Speciﬁcation 2: at the beginning of the task an
alarm is programmed for occurring after two time units, and the task must
be terminated before the alarm. It is clear that these two speciﬁcations deﬁne
the same timing constraint. In this example, SetExp can be used to obtain
the second speciﬁcation from the ﬁrst one. The programming of the alarm
corresponds to a Set action, and the occurrence of the alarm corresponds to
an Exp action.
4.3 Transitions of SEiosa
Recall that a transition of Tiosa is deﬁned by 〈q; r; σ; θσ;CG;Zσ;DG;VA〉 and
represented in a ﬁgure by an arrow linking q to r and labeled by: σ(θσ),
(CG ;Zσ) and (DG ;VA). Let: η denote an action of the alphabet Σ of the
Tiosa A with its parameters, S (resp. E) denote a set of Set (resp. Exp)
actions, and occurrence of S (resp. E) mean the simultaneous occurrences of
all the actions in S (resp. E). We categorize transitions of SEiosa SetExp(A)
into three types:
Type 1 : transition labeled by (E) represents the occurrence of E .
Type 2 : transition labeled by (η) or (η,S), and by a DG and a VA. (η)
represents the occurrence of η, (η,S) represents the simultaneous occur-
rences of η and S, and DG and VA have the same semantics as in Tiosa. A
transition TR of Type 2 in SetExp(A), corresponds to a transition Tr of A
such that: Tr and TR have the same η and DG and VA, and Tr resets the
clocks in the S (if any) of TR.
Type 3 : transition labeled by (E , η) or (E , η,S), and by a DG and a VA.
(E , η) represents the simultaneous occurrences of E and η, and (E , η,S)
represents the simultaneous occurrences of E , η and S. A transition TR
of Type 3 in SetExp(A) corresponds to simultaneous executions of E and a
transition Tr of A such that: Tr and TR have the same η and DG and VA,
and Tr resets the clocks in the S (if any) of TR.
Remark 4.1 A transition of type 3 corresponds to the simultaneity of two
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transitions of type 1 and 2, respectively.
Deﬁnition 4.2 An Exp-Trans of SetExp(A) is a transition of type 1 or 3, i.e.,
whose label contains one or several Exp actions.
4.4 Example of transformation SetExp : Tiosa → SEiosa
For the Tiosa A of Fig. 1, we obtain the SEiosa SetExp(A) of Fig. 2, where Set2 ,3
is an abbreviation of ?Set(c1 , 2 , 3 ), Expi is an abbreviation of !Exp(c1 , i) for
i = 2, 3, x++ means “x is incremented by 1”, and the constant DG True
and the absence of VA are indicated by “-”. Transitions of Type 1 are those
labeled Expi . Transitions of Types 2 and 3 are labeled in two lines, where
Line 2 consists of (DG ;VA). Transitions of Type 2 are those labeled φ(m),
(α, Set2 ,3 ), β or ρ in Line 1. Transitions of Type 3 are those labeled (Expi , β)
in Line 1, and correspond to the simultaneous executions of Expi and β. We
do not indicate whether each action φ(m), α, β or ρ is an input, an output or
an internal action, because this is irrelevant for the comprehension of SetExp.
Note that this example does not respect Hyp. 3.1 (input-completeness), be-
cause the aim here is to illustrate SetExp while input-completeness is required
by the test method and not by SetExp. Note that clocks are real variables
although they are compared to integers (2, 3), the latter being considered just
as particular reals. For example, before the occurrence of !Exp(c1 , 2 ), c1 takes
all the nonnull real values smaller than 2.
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Fig. 2. SEiosa SetExp(A) obtained from the Tiosa A of Fig. 1
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4.5 Syntax of SEiosa
Let A = (L, l0,H,D, I,Σ, T ) be a Tiosa and B = SetExp(A) be the corre-
sponding SEiosa. The syntax of B can be deﬁned by B = (Q, q0,D, I,Λ,Ψ),
where: Q is a ﬁnite set of states, q0 is the initial state, Λ is a ﬁnite alphabet
that labels the transitions of B, Ψ is a transition relation, and D and I are the
same as those used in the deﬁnition of A. A transition of B is syntactically
deﬁned by TR = 〈q; r;µ;DG;VA〉, where: q and r are origin and destination
states; µ is the action(s) of TR; and DG and VA are a data guard and a
variable assignment. DG and VA are always empty for transitions of Type 1
(see Sects. 4.3 and 4.4). Λ is an alphabet consisting of labels of transitions of
types 1, 2 and 3 (see Sect. 4.3).
4.6 Semantics of SEiosa
Let us deﬁne the semantics of a SEiosa B = (Q, q0,D, I,Λ,Ψ). Initially, B is
at state q0 with all clocks of H equal to 0, and variables and constants taking
values such that I evaluates to true. The transition TR =〈q; r;µ;DG;VA〉
is enabled when q is the current state and DG (if any) evaluates to true;
otherwise, TR is disabled . From this state q, µ (consisting of one or more
actions) is executed only when TR is enabled; and after the execution of µ:
State r is reached, and the assignments in VA (if any) are applied.
Let a sequence of SEiosa denote a sequence “E1E2 · · ·”, where E1, E2, · · · ,∈
Λ; and let a trace of SEiosa be obtained from a sequence of SEiosa by re-
moving all its internal actions. Let us deﬁne the semantics of a SEiosa B =
(Q, q0,D, I,Λ,Ψ) by the set of sequences and traces accepted by B:
Acceptance of a (ﬁnite or inﬁnite) sequence λ = E1E2 · · ·, for
E1, E2, · · · ∈ Λ. Let n be the length of λ (n can be inﬁnite), and λi =
E1E2 · · ·Ei be the preﬁx of λ of length i, for 0 ≤ i ≤ n (i is ﬁnite). λ is
accepted by B iﬀ λ is the empty sequence λ0 or:
there exists a sequence of transitions Tr1Tr2 · · · of B of length n such that
∀i = 1, 2, · · · , n: Tri is labeled by Ei and, after the execution of λi−1, Tri is
enabled. Intuitively, λ corresponds to an execution of B.
Acceptance of a trace µ : µ is accepted by B iﬀ µ is obtained by removing
the internal actions of a sequence accepted by B. Intuitively, µ corresponds
to the observation of an execution of B.
We can now introduce the notion of Observable Language of a SEiosa:
Deﬁnition 4.3 The observable language of a SEiosa B (OL
SEiosa
B ) is the set of
traces accepted by B. That is, OLSEiosaB models the observable behavior of B.
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Given a SEiosa B, one can remark that OL
SEiosa
B implicitly respects the
following condition, called the Consistency condition: every Set(c, k) and its
corresponding Exp(c, k) are eﬀectively separated by time k.
We terminate this section by presenting a fundamental property of SetExp.
Let TL = AddTime(L) be a timed language obtained from a language L
by associating a time to each action such that the consistency condition is
respected. Let RmvSetExp(TL) be obtained from a timed language TL by
removing all the Set and Exp actions, if any. We have the following theorem
of equivalence:
Theorem 4.4 RmvSetExp(AddTime(OLSEiosa
SetExp(A))) = TOL
Tiosa
A .
Intuitively, Theorem 4.4 states that from a behavioral point of view, there
is no diﬀerence between A and SetExp(A) for an observer who does not see
(or ignores) Set and Exp actions. In a sense, SetExp(A) does nothing but
add some new actions (Set and Exp) to A that capture the relevant temporal
aspect of A. As we will see in the next section, in our test method, these Set
and Exp are physical actions that are produced by the test system.
5 Test architecture, and a theorem
Given two Tiosas Spec and TP over the same alphabet, recall that the objective
is to synthesize an automaton CTG , from which test cases can be extracted
and executed in order to determine whether the IUT conforms to the part
of Spec corresponding to TP . CTG will not be directly computed on the
Tiosas Spec and TP , but rather on a SEiosa computed from the two Tiosas. In
order to make the link between CTG and the IUT, we use a particular test
architecture [16] that we now present. It is represented in Fig. 3:
Clock-Handler receives Set events and sends Exp actions. (It respects the
consistency condition.)
Test-Controller sends inputs to the IUT, receives outputs from the IUT,
sends Set actions to Clock-Handler, and receives Exp actions from Clock-
Handler.
We deﬁne the following conformance relation confSEiosa which is simply an
inclusion of observable languages of SEiosa:
Deﬁnition 5.1 Let I ′ and S ′ be two SEiosas over the same alphabet:
(I ′ confSEiosa S
′) ≡ (OLSEiosaI ′ ⊆ OL
SEiosa
S ′ ).
We have the following theorem, where SUT (System Under Test) consists
of the IUT and Clock-Handler:
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Theorem 5.2 Let S be an input-complete Tiosa. If Test-Controller generates
Set actions only when they are accepted by SetExp(S ), then:
(IUT confTiosa S ) ⇔
(∃ SEiosa SUT accepting behavior of SUT such that SUT confSEiosa SetExp(S )).
The above theorem implies that we can check “SUT confSEiosa SetExp(S )”
instead of “IUT confTiosa S”. We have transformed the test of a real-time
symbolic system into a non-real-time form, and thus, we can (and will) use
and adapt a non-real-time method of Symbolic Test Generation (STG) [23].
Test−Controller Exp(c,k)
Set(c,k)
Clock−Handler
outputinput
SUTIUT
Fig. 3. Test architecture
This architecture is applicable only if transitions executing internal (i.e.,
unobservable) actions do not reset clocks. In fact, in order to generate Set
actions, Test-Controller needs to observe every action to which is associated
a clock reset. Hence the following hypothesis:
Hypothesis 5.1 Transitions executing internal actions do not reset clocks.
Hyp. 5.1 means that there is no timing constraint relatively to internal
actions.
6 Method of test generation
Our test method combines, and thus extends, two complementary test meth-
ods presented in [23] and [16], respectively. It consists of four steps outlined
in Fig. 4 and described in subsections 6.1 to 6.4. Its inputs are Spec (input-
complete, from Lemma 3.3 and Hyp. 3.1) and TP (complete, from Def. 3.7).
In a ﬁrst step, we compute a Tiosa SpecTP which accepts (all and only) the
timed sequences of Spec and indicates the locations corresponding to the loca-
tions A and R of TP . Then, we synthesize in three steps (2 to 4) a complete
test graph (CTG), from which a set of test cases can be extracted and exe-
cuted on the IUT in order to determine whether: IUT confTiosa SpecTP . The
indication A and R is used to ignore every execution of the IUT that leads
to a location R or from which no location A is reachable. (See Sects. 3.2 and
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3.3 for more detail.) The fact that TP is deterministic and complete implies
that Spec is input-complete iﬀ SpecTP is input-complete.
An advantage of our method is its simplicity because the main treatment of
the real-time aspect is concentrated in Step 2. Steps 1, 3 and 4 constitute a
slight adaptation of the (non-real-time) symbolic test generator (STG) [23]. 5
Synchronized
product
SpecTPSEA Extraction of
visible behaviour
SpecTPSEAVISTransformation
SetExp complete test graph
Computation ofSpecTP
Step 1Spec Step 3
CTG
Step 2 Step 4
TP
Fig. 4. Steps of the test method
Figure 5 represents Spec and TP over the alphabet Σ = {?φ, ?σ, !ρ, a, b}
used to illustrate the steps of the test method. Data of Spec are H1 = {c1},
V1 = {x}, C1 = {p}, P1 = {m}, where x, p,m are integers. Data of TP are
H2 = V2 = C2 = ∅, P2 = {n}, where n is integer. = x means any action
of Σ diﬀerent from x, and ?∗ means any input ∈ Σ (i.e., ?φ or ?σ). Spec
was not initially input-complete and we represent by dotted arrows the part
that has been added to make Spec input-complete (see Hyp. 3.1). Transitions
labeled only by an action mean that: their (clock and data) guards are equal
to the constant True, and they do not reset clocks and do not have variable
assignments. The TP of this example means that: we are interested to test
executions of Spec terminating by the ﬁrst occurrence of !ρ without traversing
Location TL.
This example of TP is taken very simple (with no timing constraint) in
order to clarify the operations of the diﬀerent steps. Even in a concrete case,
TP should be relatively simple because the objective of its use is to select a
relatively small part of the speciﬁcation in order to concentrate only in certain
aspects of the speciﬁcation.
5 Actually, STG is a software tool. But here, STG denotes the theoretical method that
underlies the tool.
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Fig. 5. Example for illustrating the test method
6.1 Step 1 : Synchronous product of Spec and TP
The aim is to compute a Tiosa SpecTP equivalent to Spec such that locations
of SpecTP that correspond to locations A (resp. R) of TP are also denoted A
(resp. R). For that purpose, we need to deﬁne the synchronized product of
two Tiosas.
Let Ai = (Li, li0,H
i,Di, Ii,Σi, T i) where Di = V i ∪ Ci ∪ P i, for i = 1, 2,
be two Tiosas. The synchronized product of A
1 and A2, written A1 ⊗A2 ,
is inspired (but diﬀerent) from the synchronized product of TA [2] and the
synchronized product of IOSTS [23]. A1 ⊗A2 is deﬁned iﬀ the following four
conditions are satisﬁed:
(i) Σ1 = Σ2. The common alphabet will then be denoted Σ. This condition
can be easily relaxed [23], but we will keep it for simplicity.
(ii) H1 ∩ H2 = ∅ [2].
(iii) (V1∪P1)∩(V2∪P2) = ∅, (C1∪P1)∩P2 = ∅, and (C2∪P2)∩P1 = ∅ [23].
(iv) Each action a ∈ Σ has the same signature in A1 and A2 [23].
Assuming the above four conditions satisﬁed, A1 ⊗ A2 is deﬁned by
(L, l0,H,D, I,Σ, T ) such that: L = L
1 × L2, l0 = (l
1
0, l
2
0), H = H
1 ∪ H2,
D = V ∪ C ∪ P, V = V1 ∪ V2, C = (C1 ∪ C2) \ V, P = P1 ∪ P2, I = (I1 ∧ I2),
and the set of transitions T is deﬁned as follows:
For each pair of transitions (〈qi; ri; σ; θσ
i;CG i;Z iσ;DG
i;VAi〉 ∈ T i, i = 1, 2:
If θσ
1 and θσ
2 are the empty tuple  : then there is a transition
〈(q1 ; q2 ); (r1 ; r2 ); σ; ;CG1 ∧ CG2;Z 1σ ∪ Z
2
σ ;DG
1 ∧ DG2;VA1 ∪ VA2〉 ∈ T .
If θσ
1 and θσ
2 are not empty : let DG1,2 (resp. VA1,2) denote the expres-
sion obtained by replacing in DG2 (resp. VA2) each parameter from θσ
2
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by the corresponding, same-position parameter from θσ
1; then there is a
transition 〈(q1 ; q2 ); (r1 ; r2 ); σ; θσ
1;CG1∧CG2;Z 1σ ∪Z
2
σ ;DG
1∧DG1,2;VA1∪
VA1,2〉 ∈ T . This procedure is inspired from [23].
In Step 1, we compute SpecTP = Spec ⊗ TP , whose locations that
correspond to locations A (resp. R) of TP are indicated by A (resp. R).
Completeness of TP implies that Spec and SpecTP are observationally
equivalent (i.e., TOLTiosaSpec = TOL
Tiosa
SpecTP). Completeness of TP and input-
completeness of Spec imply that SpecTP is input-complete. The eﬀect of
Spec ⊗ TP is to determine in Spec all the executions that correspond to loca-
tions A and R, respectively.
For Spec and TP of Fig. 5, we obtain the SpecTP of Fig. 6. Locations L1
and A1 are equivalent in the sense that the same behavior can be produced
from them. The diﬀerence between these two locations is that only A1 corre-
sponds to Location A of TP . Note that, in accordance with the deﬁnition of
synchronized product, parameter n of TP has been removed by replacing it
by parameter m of Spec.
 {   }
 {   }
c1 > 3(          ; −  )
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!ρ
(m)?φ
( − ;     )
<x    p
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c1<
a
3ε
(     
      
;  − 
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p>?σ
1c
Σ
A
A
A
A
Ignored part
?∗
?∗
?∗
1(         ; x++ )
c >2
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?σ >x   
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3
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( − ;           )x := m
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Σ
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<x    p
(         ; x++ )
c1 >2
εb(         ; − )
L1
Fig. 6. Step 1: SpecTP obtained from Spec and TP of Fig. 5
6.2 Step 2 : Transforming the Tiosa SpecTP into SEiosa
We transform the problem into a non-real-time form by computing
SpecTPSEiosa = SetExp(SpecTP). For the SpecTP of Fig. 6, we obtain the
SpecTPSEiosa of Fig. 7. Set2 ,3 denotes ?Set(c1 , 2 , 3 ), and Expi denotes
!Exp(c1 , i). States of SpecTP
SEiosa that correspond to location A (resp. R)
of SpecTP are indicated by A (resp. R), (Expi,Σ) means the simultaneous
occurrences of Expi and any x ∈ Σ, and nodes linked by a broken line indi-
cate the same state 6 . State A1 of Fig. 7 is equivalent to State S1 with the
diﬀerence that S1 does not correspond to a location A of TP .
6 They are duplicated for the sake of clarity.
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In Fig. 7 and subsequent ﬁgures, if DG evaluates to true and VA is empty
in a transition, then (DG ;VA) is not represented.
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Fig. 7. Step 2: SpecTPSEiosa obtained from SpecTP of Fig. 6
6.3 Step 3 : Extracting the visible behavior of SpecTPSEiosa
We construct the visible behavior of SpecTPSEiosa in three substeps:
Substep 3a : Internal actions are eliminated by projection into the observ-
able alphabet. For that purpose, we can adapt a procedure proposed in [23].
The result is denoted Vis(SpecTPSEiosa). The adaptation consists of a pre-
liminary step where internal actions in transitions of Type 3 are simply
erased. After that, we can use the procedure of [23] because the remaining
internal actions are “alone” in their transitions. (Recall that we consider
only the case where internal actions do not reset clocks.)
Substep 3b : Vis(SpecTPSEiosa) is determinized by using a heuristic proposed
in [23]. The result is denoted Det(Vis(SpecTPSEiosa)).
Substep 3c : Note that every state of Det(Vis(SpecTPSEiosa)) corresponds
to one or several states of SpecTPSEiosa . States R and A of
Det(Vis(SpecTPSEiosa)) are selected as follows:
• We call R every state corresponding to at least one state R of SpecTPSEiosa .
Intuitively, we ignore every execution which can correspond to a sequence
not to be tested.
• We can call A every state corresponding to no state R and at least one
state A of SpecTPSEiosa . Intuitively, we accept every execution which:
1) cannot correspond to a sequence not to be tested, and 2) can corre-
spond to a sequence to be tested. Another way, which seems more realistic,
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is to call A every state corresponding only to states A of SpecTPSEiosa . In-
tuitively, we accept an execution only when we are sure that it corresponds
to a sequence to be tested.
The result is denoted SpecTPSEiosaVIS .
For the SpecTPSEiosa of Fig. 7, we obtain SpecTPSEiosaVIS of Fig. 8.
?σ ,
R RR
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Exp  , oΣ 
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Exp  , 2 3Σ o
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R R
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3Exp
Σ
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Fig. 8. Step 3: SpecTPSEiosa
VIS
obtained from SpecTPSEiosa of Fig. 7
6.4 Step 4 : Computing a Complete Test Graph (CTG)
Recall that a transition of SEiosa is labeled in the form (E) or in one of the
following four forms: (σ), (σ,S), (E , σ), (E , σ,S), in addition to (DG ;VA).
Let “output transition of SEiosa” denote any transition labeled in one of the
four forms such that σ is an output of the IUT. By analogy with [10,16,23],
we construct a Complete Test Graph (CTG) as follows:
• Let L2A be the set of states of SpecTPSEiosaVIS from which a A is accessible.
• Let Pass denote the set of states A of SpecTPSEiosaVIS .
• Let Fail = {fail} consist of a new state that is reached by every non-
speciﬁed output transition of SpecTPSEiosaVIS executable from L2A.
• Let Inconc be the set of states of SpecTPSEiosaVIS that are not in L2A ∪Pass
and are accessible from L2A by a single output transition of SpecTPSEiosaVIS .
• We then obtain CTG from SpecTPSEiosaVIS by:
- adding (implicitly) state Fail and its incoming transitions,
- removing every state ∈ L2A ∪Pass ∪ Inconc ∪ Fail, and
- removing outgoing transitions of every state ∈ Pass ∪ Inconc.
To synthesize test sequences executable in acceptable time (that is, to avoid
that Test-Controller waits for an input during a very long time), we select a
delay T and deﬁne a ﬁctitious event !δ whose occurrence means: no observable
action occurs during a period equal to T . We then proceed as follows:
• we deﬁne a new state inconcδ ∈ Inconc, and
• to every state ∈ Pass∪Inconc∪Fail without outgoing Exp-Trans (of type 1
or 3), we add a transition labeled !δ and leading to inconcδ.
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The use of !δ and inconcδ can be intuitively explained as follows: in a test
execution if nothing happens during time T , then the verdict Inconclusive
is generated. For the SpecTPSEiosaVIS of Fig. 8, we obtain the CTG of Fig. 9.
In CTG , every input (resp. output) action must be interpreted as an out-
put (resp. input) action of the tester (i.e., Test-Controller). Transition !δ
in State 0 (resp. 1) is irrelevant, because it can be preempted by the only
possible other transition labeled (?φ(m);−; x := m) (resp. (?σ, Set2 ,3 )) which
is under the control of Test-Controller. Transition !δ in State 4 indicates that
nothing has happened during time T , which implies the verdict Inconclusive.
For simplicity, Fail and its incoming transitions are not represented; Fail is
implicitly reached by every non-speciﬁed transition. Note that !δ can be eas-
ily implemented by using ?Set(c0 ,T ) and !Exp(c0 ,T ), where c0 is a clock not
used for describing timing constraints of Spec and TP .
?σ , pass( − ;           )x := m
?φ(m) !ρ
inconcδ
(         ; x++ )x p<
3ExpSet 22,3 Exp0 1 2 3 4
!δ !δ !δ
Fig. 9. Step 4: CTG obtained from SpecTPSEiosa
VIS
of Fig. 8)
Let SpecTPA denote the part of SpecTP (obtained in Step 1) that leads to
a location A, and SpecTPSEiosaA denote the part of SpecTP
SEiosa (obtained in
Step 2) that leads to a state A. A verdict Pass , Inconclusive or Fail , generated
after the execution by SUT of a trace λ, is interpreted as follows:
Pass means that λ conforms (w.r.t. confSEiosa) to SpecTP
SEiosa
A . From
Theor. 5.2, the IUT has executed a timed trace µ that conforms (w.r.t.
confTiosa) to SpecTPA, and thus, to SpecTP . Therefore, µ conforms (w.r.t.
confTiosa) to Spec (because Spec and SpecTP are observationally equivalent).
Fail means that λ does not conform (w.r.t. confSEiosa) to SpecTP
SEiosa . From
Theor. 5.2, the IUT has executed a timed trace µ that does not conform
(w.r.t. confTiosa) to SpecTP , and thus, nor to Spec (because Spec and
SpecTP are observationally equivalent).
Inconclusive means that we cannot determine whether λ conforms (w.r.t.
confSEiosa) to SpecTP
SEiosa
A . From Theor. 5.2, we cannot determine whether
the IUT has executed a timed trace µ that conforms (w.r.t. confTiosa) to
SpecTPA.
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7 Contribution and future Work
Real-time test consists of testing systems which must guarantee timing con-
straints. Symbolic test consists of testing systems without enumerating values
of their data. The contribution of this work is the combination of those two
types of testing. An advantage of our method is its simplicity because the main
treatment of the real-time aspect is concentrated into one step. Our method
combines in a rigorous way the method STG of symbolic testing of [23] and the
method of real-time testing of [16]. Since the test method in [16] is a rigorous
generalization of TGV [10] to the real-time case, we can say that our method
is a rigorous generalization of STG and TGV 7 to the real-time case. We are
optimistic for the applicability of our method because both TGV and STG
have led to interesting software tools. But we recognize that such applicability
remains to be demonstrated with real world examples.
Theoretically, the method may suﬀer from state explosion essentially dur-
ing the synchronized product (Step 1) and the transformation SetExp (Step 2).
But in practice, the state explosion is attenuated by the following facts:
For Step 1: TP is relatively simple (see comment before Fig. 5).
For Step 2: the following two numbers, that inﬂuence state explosion, are
relatively small:
- the number of clocks,
- the number of values to which each clock is compared in timing constraints.
Here are some future work directions:
• Our method (as well as STG in [23]) does not support the quiescence aspect,
that is used for specifying when the IUT is permitted to stop its execution.
We intend to investigate the possibility to ﬁll this gap.
• Our method (as well as other methods of real-time testing) does not support
unobservable clock resets (Hyp. 5.1). We intend to determine conditions
under which our method is applicable in the presence of unobservable clock
reset.
• We intend to add the notion of invariants to Tiosa, in order to model actions
that must occur (instead of being only permitted to occur) when they are
enabled.
• Def. 3.2 is not constructive and we do not know how to compute
InpComp(S )) from a Tiosa A in the general case. We intend to determine
a class of (nondeterministic) Tiosas for which we can obtain a constructive
7 Actually, STG and TGV are software tools for testing. But here, STG and TGV denote
the theoretical test methods that underly the tools, respectively.
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deﬁnition.
• We intend to implement a prototype of the test method in order to apply
it and evaluate its complexity with non-trivial examples.
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